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ABS'f ItAC'T
"this report describes the first quarter results under tl ►e continuation of n program
to develop ion implantation, pulse processes, and the equipment for the nutonuated
production of silicon solar cells. the report describes the development status of the
process hnsed upon ion implantation for the introduction of junctions and hnck surface
fields. A process sequence is presented employing ion implantation and pulse processing.
Efforts to improve throughput and decrease process element costs for furnace annealing
are described. Design studies for n modular 3,000 wafer per hour pulse processor are
discussed.
n©
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SECTION 1
INTRODUCTION
"rhis is the first quarterly report under phase 11 of contract 954786, which is being
performed for the JPL-LSA project to develop ion implantation, pulse processes, and
process equipment. 17evelopment over the long term is directed towards an extremely
abbreviated process sequence for the manufacture of solar dells. This process sequence
does riot include any thermal heat treatments or wet chemistry. The emphasis of the
second phase of the contract is upon pulse process development and demonstration of the
technology.
Under a previous contract (1) , it was demonstrated that silicon solar cells can be
fabricated very rapidly without furnace treatments, wet chemistry, or gas atmosphere
operations if ion implantation is employed in conjunction with pulse annealing. The
deliverable solar cell-, were 2x2  cm demonstration devices with efficiencies up to 12.3
percent AM1. Under phase i of this contract ( " , ion-implanted, pulse annealed cells were
delivered with efficiencies up to lei percent ANTI, and implanted, furnace annealed cells
were delivered with an average efficiency of 15 percent AM1 aad peak efficiencies
greater than 16.5 percent AM  for 7.6-cm (3-inch) diameter solar cells.
Efforts in pulse processing are now concentrated on establishing the pulsed
electron beam parameters necessary to anneal 7.6-cm (3-inch) diameter solar ce1Ls with a
single pulse. Demonstration of this technology is to be accomplished by delivery of five
hundred 7.6-cm diameter solar cells with ion-implanted, pulsed electron beam annealed
junctions and back surface fields.
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PROCESS DEVELOPMENT
2.1
	 ION IMPLANTATION PARAMETERS
The ion implantation parameters for this development effort are identical to those
optimized for furnace annealing under phase 1 of this contract. These parameters were
developed within the constraints of state-of-the-art implanter hardware able to produce
boron and phosphorus ion beams in the I to 4 mA and 10 to 50 keV ranges.
The following two types of implants in 10-ohm-em Czochralski silicon were
adopted, to develop the required electron beam parameters for pulse annealing wafers
7.6 cm in diameter with a single pulse:
Junction:
	 n+ layer
2x10 1 e111 -2 31P+, 10 keV, lo o incidence
Implant at 0.1 mA/cm 2
 current density
Back Surface
Field:	 p+ layer
5x10 15 cm -2 11 B+, 25 keV, 10 0 incidence
Implant at 0.05 mA/cm 2
 current density
Both phosphorus and boron ions are implanted with a Varian/Extrion 200-1000 V F
a+
	 machine with a dose uniformity of +10 percent across the 7.6 em wafer surface and dose
reproducibility of +1 percent from wafer to wafer.
Additional process development effort is being expended on making the existing
furnace anneal procedures more cost effective by decreasing the time required at
elevated temperatures. The implant parameters for this anneal optimization matrix are
also identical to those specified nbove.
Upon completion of the pulse anneal and furnace anneal steps just described, a
new set of implant parameters will be investigated for hoth junction and back surface
field (BSF) implantation. Ions for the new investigation will include 27 A1+ for bnck
surface fields and 5 As+ for junction implants.
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If the requirements for mass-analyzed ion beams can be relaxed for solar cell
manufacturing
	 +^;, implantation equipment fur back surface field p layers can he greatly
simplified, with reduced capital equipment costs the result. P.xnmples of such simplified
equipment (if the process sequence can be modified and successfully Llcmonstrated)
include:
1. Liquid metal ion sources -- Charged particles are produced with high beam
currents of aluminum, gallium, and other metals. Sources with 2.5 mA beam
currents are now commercially available for gallium. The source provides
0.1 - 10.0 keV ions from n jet of liquid metal directed into a plasma.
2. Hollow cathode ion sources — Without mass analysis these sources, originally
developed for ion thrusters, can deliver ampere-level beams over a large
area. Typical current densities are 3 mA /cm 2 at 1 2 keV. By controlling
the purity of the ion source material, ncnintentional ion species can be
controlled. This method of implantatioo, although not mass-analyzed, will
he usable for effective p +
 layers, provided the irnpinnt anneal is done
properly as discussed below.
3. Biased electron beam evaporator -- This type of system fins sometimes been
referred to as low-energy ion implantation; however, the system is
essentially an electron beam heated evaporator with an ionization field
around the melt region and a voltage of 10-20 kV applied between tile. melt
and the substrates to be coated. The effect is to provide improved adhesion
Of the evaoorant to the substrates.
For each of the above three methods of implanting aluminum, boron, or gallium ions, the
purity specifications of the ion benrns can he relaxed significantly if pulse heating is used
to anneal the implantation damage and to activate the implanted ions. The ion source
purity requirements are lessened for pulse annealing because spurious aopants contained
within the aluminum source material when implanted cannot diffuse more rapidly than
the aluminum during transient heating and rapid quenching. In contrast, furnace
annealing requires long times (typically 15-30 minutes) at an elevated temperature,
nllowing fast diffusing impurities to migrate to the bulk silicon. For example, titanium,
n common impurity found in most aluminum material, has a diffusion
2-2
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coefficient larger than aluminum. The effect of spurious contaminants, which include
magnesium and iron, as well as titanium, on solar cell performance is it not reduetion of
carrier lifetimes, diffusion lengths, and solar cell current.
'('he method of introducing the p 4 layer al.o influences the selection of the pulse
,nneal energy souroe. It' the aluminum Inver, for example, is to he introduced by ion
nplantation, either pulsed electron henms t r pulsed lasers can he used for annealing.
liowever, if charged particles are used for thick-film aluminum deposition, then the
electron beam method must be used, since lasers with 1-rnierorneter wavelengths e ►► nnot
­ ffectively couple the heam energy because of optical reflection.
PROCESS SEQUENCE: DE:VELOPMEN'r
Many ndvnntage; can he realized for large-scale manufnetrn• rng by using
low- temperature, vacuum processing in place of high-tempernture, furnace processing.
Examples invilide:
1.	 Absence of oxidizing atmosphere and subsequent oxide etches. waste
treatment for oxide etches, and wet-chemistry operations.
Compatibility with automation requirements such as process control and
in-line processing oil
	 cell oarriers.
3. Ili[*her efficiency cells probably nehievable. (Nearly perfect lattice
regrowth occurs during liquid phase epitnxial pulse nnnenling. hurinlr ion
implantation and pulse annealing the bulk silieon is never brought to high
temperatures, thereby precluding lifetime degradation by thermally induced
(to fcctS.)
4. Pulse processing based on ion implantation and pulse annealing possibly
advantageous for fabricating cells using advru ►ced polycrystalline sheet
materials. (Transient, : s urface heating will minimize effects such as
diffusion of dopants and contact metallization along grain boundaries and
other defects.)
Vii.	 Integration of implant and pulse annealing accomplishable quite easily with a
common vacuum clvimber for both processes.
The above advantages, in addition to the characteristics of lino-of-sight ion beam and
electron heam processing, eliminate the need for edge treatments for junction mid BSF
T
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isolation. The following process sequence tuns been selected:
1. Etch Texturize, flash, or pla:,mn assisted
2. lmpinnt RSF p+ 5x1015	 11 8+ or 27 A1+ cm- 2
 nt	 10 keV (+ 1096 dose
tolerance) at	 3-4	 mA/cm 2
 current density.
	 Mass
analysis	 mny	 not
	 be	 required	 for
	 BSF
	 aluminum
processing.
3. Pulse nnncnl RSF 0.2 cal/cin 2 ,	 10	 keV,	 100 ns pulsed electron benin,
liquid phase epitnxy mode.
4. Implant junction n+ 2x1015 21p+ cm
-2 nt	 10 keV (+10% dose tolerance)
at 3-4 mA/ern 2
 current density.
5. Pulse nnncnl junction 0.2 cal/ern 2 ,	 10 keV,	 100 ns pulsed electron beam,
liquid phase epitaxy mode.
6. Deposit back contact 400A Al plus base metal for conductance.
	 Method
to be determined.
7. Deposit front contact
	 400A Ta, Nlo, IV, or Pd written by charged
grid	 particle or ink jet technology.
8. AR cont
	 P1 t^ nn assisted Si3N4 chemical vapor deposition
A few of the process steps listed above require proof of feasibility for solar cell
production. These steps include a method for additive contact printing such as charged
pnrticle writing and ink jet writing (step 7). The BSF-implant parameters also require
optimization for pulse anneal processing (step 2), including the parameters for the ion
s Pee iCS, 11 B+ and 2? A1+, as well as the molecular implants, 49 BF 2 + and A1H x +. The
gdvnntnge of molecular implants is the higher available beam current.-, from
Freeman-type ion sources. For example, Figure 2-1 shows the mass-annlyzed ion beam
spectrum for BF 3
 gas in a hot-filament, Freeman-type ion source. Approxirnntely 40
percent more ion beam currant and, therefore, greater throughput is avnilable for
49 BF 2 + than for 11 B+ ions. Pulse annealing 49BF2+ implants (step 3) tins yet to be
I^  investignted for activating boron ions as n BSF, while diminishing the effects caused by
retention of the fluorine atoms in the silicon lattice. By compnrison, furnnce annealing
has been found to be inadequate for activating BF 2
 for the following two reasons: (1)
High current implants of 11 B+ or 49 [IF 2 + nt room temperature do not produce a totally
amorphous region, rind therefore such implanted boron atoms become difficult to
activate e'ectrically with furnace techniques (3) (see Figure 2-2a); and (2) retention of
fluorine is evident in the thermal rinnealing of 49 BFZ implants (3)
 (see Figure 2-2b).
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2.3	 FURNACE ANNI:ALIN(;
One key element in manufacturing high-efficiency solar cells with hack surface
fields in CxochrnLski silicon is the annealing of ion implantation lattice darnag;e.
Per forrnnnee-optimized nnnenling procedures were developed uncle; phase I of this
,-Nntract for simultimeous n+ junet,on and pf BSF annealing in ti standard tuhe furnace.
However, these procedures were not optimized with respect to cost effectiveness, but
rather for demonstrating high-efficiency solar cell manufacturing by ion implantation.
For example, cells with efficiencies as high as 16.5 percent (A'111-28 00) were produced
using the very long; anneal schedule described below.
The objective of the present effort, under phase 11 of the contract, is to reduce
the process time at temperature while maintaining cell efficiency. For reference, the
perfornance-optimized anneal process element was specified and verified by other
contractors as follows:
2 hours	 -	 `i500C
15 minutes -
	
8500C
2 (lours	 -	 5500C
A furnace temperature program was not used, so that all heating and cooling was rapid
and typical of the manual transfer of Quartz wafer holders into and out of a tube furnace.
A furnace anneal rnntrix was designed and utilized for processing solar cell lots of
20 wafers each. The test matrix for furnace nnneal optimization is shown in Table 2-1
and Figure 2-3.
TABG , ' 2-1. FURNACE ANNEAL TES'r NIATRIx FOIt
SOLAR CELL IMPLANT ANNF.AI.ING
'rime at 'Temperature (minutes)
Cycle 55000 K-00C 55000
Baseline 120 15 120
1 — 15 120
2 — 15 60
3 — 15 —
4 60 ramp	 15 ramp 60
5 — helt rurnnee —
6 60 15 --
60 15 60
2-7
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ANNEAL TEST MATRIX
/	 55	 5	 STO
550'	 TYPE 1
550 Z	 2
5l° 3
NANIP TO 650 0 	RAN"Ir DOWN	 /	 55	 ^
°550-,	 S
556-7-	 6
550°	 5 °	 7
I	 2	 3	 4	 5
ANNEAL TIME (hours)
wJU}
U
Qw
zd
I	
FI(7UR[: 'l-3. 1^UItNAC1: ('YC'[,1:5 51:L1:C'CEI) I^OIt COfi'I'-P1'.ItPUN11;1NC1:
OP'TIb11'LATION FOR ION IMPLANTATION ANNEALING
(Note: All temperntiwes shown rare 0C)
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Cycle 4 in Table 2-1 refers to temperature-programmed heating and cooling rates; the
cycle is defined ns follows:
1. 550 0C - 1 hour (solid phase epitnxinl regrowth)
2. Heated at 13.6 0C/min to 8500C
3. 8500C - 15 min (activation of implanted species to substitutional lattice sits)
4. Cool at 3.3 0C /min to 5500C
5. 55000 - 1 hour (lifetime enhancement)
Cycle 5 in I'nt, :e 2-1 refers to n commercial belt or tunnel furnace commonly used for
metal sintering processes with a hydrogen atmosphere. Belt furnaces can be designed
and fabricated for large production rates with tantalum chambers and chain drives to
minimize contamination by nonintentio^nnl dopants. Further discussion of the feasibility
and -economics of belt furnace annealing is included in Section 3.
The starting silicon material for this furnace nnneal test matrix was characterized
as follows:
S2ecification	 Itarl
Resistivit y :	 10 ohm-cm and 1 ohm-cm +25%
Diameter:	 7.62 cm
Thickness:	 300 micrometers +10%
Orientation:	 (100)
Surfaces:	 Etched to remove saw damage
G roWth:	 Czochrn lski
Type:	 p-Boron doped
All the material was processed as shown in Table 2-2. Both 1 and I II ohm-cm silicon was
eval •_!ated with the baseline anneal cycle, to determine the sensitivity of this
implanted-furnace anneal process sequence to eloping levels in the ns-grown silicon
material. The results of the anneal matrix arc shown in Table 2-3 for both 1- and
r
V
TABLE' 2-2.	 f'Itc)CI-SS SEQUENCE FOR ION-IMPLANTED,
n+/pp+, 111GII-EFFICIENCY SOLAR CELLS
Silicon Material	 10-ohrn-cm, (100), CZ, p-type,
300 micrometers thick, flash etched
Process Sequence
Implant: Junction - 2 x 10 15 31p+ cm- 2 , 10 keV, No
flock surface field - 5 x 101:' 1 I B+ em-2 , 25 keV, 100
Implant Uniformity: No worse than +10 percent across wafer
Approximately + 1 percent wafer to wafer
Anneal: Simultaneous phosphorus and boron implant anneal in
nitrogen (see Table 2-1 for process shecificntions)
Clean: Buffered Ill'
Deionized water rinse
Front Metallization: Evaporate 400A Ti + 400A I'd + 1,000A Ag
Define Spire Starburst	 pattern	 with standard	 Kodak
K'CFIt process
Electroplate 12 micrometers of Ag
Clean: Buffered II
Deionized water rinse
Back :Metallization: Evaporate 400A Ti + 4001 I'd + 1 micrometer of Ag
All Coating;: Evaporate 700A 'riO2
~inter: 40000 - Ill minutes in nitrogen
'Pest: AM 1 1-V and spectral response
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TABLE: 2-3. SUMMARY OF SOLAR CELL PERFORMANCE,
FOR FURNACF ANNEAL 'rF.S'r MATRIX
AMO- 21 5 00 Characteristics
Anneal Is(. VO(' 11IMIx Fill Resistivity
('vole (amperes) (volts) (watts) Factor (ol;m -cIII)
Baseline 1.760 (0.026) 0.587 (0.0111) 0.71 (0.(3) 0.74 (0.02) Ill
Base line 1.628 (0.048) 0.596 (0.006) 0.70 (0.04) 0.72 (0.03) 1.0
1 1.753 (0.022) 0.58:5 (11.002) 0.76 (0.02) 0.74 (0.01) 10
' 1.744 (0.024) 0.586 (0.002) 0.7 7 (0.01) 0.7 5 (0.01) 10
1.703 (0.140) 0.579 (0.005) 0.68 (0.13) 0.69 (11.10) 10
1.710 (0.1113) 0.567 (0.001) 0.70 (0.09) 0.72 (0.08)
* * * * Ill
* * * 10
* * * 10
Note: The standard deviation is shown in parentheses after each mean value.
* Indicates that data is not yet complete.
10-ohm-cm Czoehralski silicon. 'these experiments have shown that significant time can
be salved in furnnee anneal process requirements with little performance loss.
specifically, the `type 2 anneal, which consists of 15 minutes at 800 00 followed by 60
minutes at 550 0C, is as effective as the 255-Mintite baseline process. The results also
,liow that hi l;her cell efficiencies are obtainnble with 10-ohm-can silicon 01;111 with
1-011111-cm when processed with ion-implanted junctions and BSF's. Better efficiencies
are achieved because of the higher short-circuit currents resultant from longer carrier
lifetime in the more lightly doped silicon, while the BSI' increases open-circuit voltage of
cells processed with 10-ohin-cm material to 600 mV.
I
a.
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2.4
	
PULSED LLECTRON BEAM ANNl:41ANG
2.4.1 Development of 7.6-rm Diameter Iaectron Beams
Pulsed electron beams are being developed which can be used to anneal ion
implantation damage in a 7.6-cm diameter wafer with n single pulse. Results over the
entire surface of the wafer must be at least as good as the pulse anneal results with the
previous 5.O^m diameter beam, as shown in Figures 2-4 and 2-5. This requires a
-macroscopic uniformity (fluence averaged over 1 cm 2) of +5 percent and a microscopic
niformity (variations with characteristic dimensions less than 1 min) better than +10
percent. The surface of tl ►e sample roust be annealed with no region dnrnnged and with
no region of high resistivity for all length scales.
Beam propagation experiments were designed with parameters extrapolated from
Ow 5-cm diameter beam. All length scales were increased by 50 percent and the energy
stored in the pulse forming network was increased by a factor of 2.25 to anneal the
larger area. After a suitable geometry was found, the results were as shown in
Figure 2-6. The electron beam is focused from an initial diameter of 10 cm at the
cathode to a diameter of 7.6 crn at the sample, using a steady, magnetic axial field of
about I kilognuss for electron beam uniformity control. Some optimization to improve
solar cell electrical performance is still required to improve the open-circuit voltage of
completed devices.
During the large-diameter beam experiments, the high-voltage design limits on
the pulse generator were exceeded, dn ►naging the pulse forming network, power supply,
and magnet. Further work was delayed while the facility was upgraded. Specifically, a
new power supply wns built, the transmission line was replaced with a better quality one,
and a new magnet was constructed with a water-cooled core. Experiments with a 7.6-crn
diameter beam have been resumed.
As part of this task, the following simplified electron beam generator
cathode-nnode diode geometries were tested and discarded. In one test setup the
implanted silicon wafer was used as an anode directly without the conventional .anode
*rid. The beam was filamentary and resulted in damage to the silicon material. A
:;efficient drift distance must be provided for self-interaction between electrons to
scatter nonuniform beam structures created at the cathode, while the cathode-anode gap
ennnot be chnnged and is less than the required drift distance.
	 Another
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test configuration considered propagation of a 7 .6-cm beam with an equal size cathode.
The diameter of a 7.6^m electron beam from it 7.6-cm cathode was not maintained at
the required current density. A low density background gas could, when ionized,
	 i
neutralize the self - fields of the beam, but the gas would create excessive contamination
in the form of ions accompanying the electron beam pulse.
J
2.4.2 Step and Repeat Pulse Annealing for 20 x 20 cm Areas
Separate electron beam pulses which anneal ion implantation damage in silicon
can be overlapped leaving the region at the intersection annealed and undamaged. A
pattern with a maximum dimension less than 3.8 em was replicated over a 7.6-cm
diameter implanted wafer, sufficient for a solar cell demonstrating that the technique
will work on larger areas.
There are two approaches to large-area annealing with a circular electron beam
pattern. The simpler method is to move the sample material beneath the beam ir, such a
manner that eventually the entire area is in the beam. The disadvnnin ge of this
technique is that 40 percent of the surface is pulsed two or three timeF. (with a square
packing pattern), so that excessive diffusion of the implanted dopnnt in this multiply
heated region may adversely affect the solar cell output. The alternl, t.ive approach,
chosen for this study, is to create a noncircular beam (i.e., square) by the use of a mask
which can define an area for annealing with minimal overlap and clopnnt diffusion.
Because the beam is focused and contains a very high current, a pattern generated at the
cathode will not propagate to the silicon sample in a uniform corresponding pattern.
The experimental configuration was as shown in Figure 2-7. The beam mask was
f •
	fashioned from a high-density graphite sheet 0.5 mm thick. This material shows high
I
resistance to damage from melting or spalling from pulsed, high-power electron beams
and has negligible x-ray yield (i.e., it is suitable for production line machines). The mask
was held in place and grounded through electrically conductive grease to the sample
Folder. Figure 2-8 shows various details of the edge configuration for the mask. With
the mask touching the sample, a thin crack in the wafer at the carbon-silicon-vacuum
interface always developed, independent of the geometry shown in Figure 2-8. The
damage is believed to result from a vacuum problem, since with the mask in contact with
or close to the wafer the re-ion between the two is not effectively
2-16
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pumped. With n slight enhancement of pressure (due to the grease), the electron beam
arcs to the interface point. When tl ►e mask was raised off the surface by about 0.5 min
(sce Figure 2-8), the damnge wns I)revvnted. Irregularities in the edge of the anneniod
pnttem cm the implanted wafer, as shown i ►
 Figure 2-9. were less than 0.5 mm, and
inside this edge the nnnenl was uniform. The pattern can he replicated, ns drown in
	
.,
Figure 2-10, without cracking the snmple.
MASK	 VACUUM
.;AMPLE
	 Cl
_	 b
c
0.51n.
n 'sJ.9
FIGURE 2-8. SCHEMATIC REPRESENTATION OF MASK EDGE DETAILS
FOR PULSED ELECTRON BEAM PROCESSING
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FIGURE 2-9b. SQUARE PATTERN ANNEAL (1 PULSE)
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FIGURE 2-10. PHOTOGRAPH OF STEP AND REPEAT ANNEAL PATTERN
ON 4 x 4 cm ION-IMPLANTED SILICON SHEET
2.4.3 Solid Phase Epitaxial Regrowth Annealing
An alternative approach to annealing large-area sheet materials is to develop a
lower temperature pulse annealing technique, based upon solid phase epitaxial regrowth
of the crystal structure(3), which would use multiple pulses at lower fluence. This
technique would prevent diffusion of the implanted dopant and allow the use of
overlapping beams without masks. Here, the percentage of overlap from one pulse to the
next is high, exceeding 90 percent, so that each point on the silicon surface would be
pulsed 10 or more times. The technique was tested using a fluence of 0.6 joule/cm 2,
compared to 1 joule/cm 2 for the liquid phase epitaxial annealing normally used, for 10
s.iccessive shots. The sample showed little electrical activation of the implanted dopant
after 1 pulse but nearly complete annealing after 10 pulses. The point probe open-circuit
voltage under AMO illumination was 480 mV compared to 520 mV from a single pulse
anneal and 540 mV after furnace annealing. Results would improv es :pith optimization of
the technique.
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SFCTION 3
MANUFACTURING FEASIBILITY
3.1	 PULSED ELECTRON IWAM MACHINE, DESIGN
Signifiennt chnng;es in the electron beam generator are required to build n prilsr
processor for nnnealing; 6G0 cm 2/see of ion-implanted silicon. At 50 cm 2/pulse for
anneali ng, this processor would tritTer tit 4x10 9
 times per year. Currently, the existing;
facility at 50 em l/pulse requires maintenance every 1 -2x1G 3 pulses. The lifetime of the
)roduction fneility between innintennnce downtime is a key requirement. The goal of
this effort was to i(k, ntify the technology for the power supply, energy store and pulse
forming; networks, switch, anti benm cathode-anode components enpable of meeting; the
functional requirements for beam fluence, pulse width, pulse repetition rnte, and lifetime
between periods of scheduled mointenance.
Once it is riven that a single lnrg;e pulse is no longer suitable (i.e., a heam 20 x 20
cm square is not consider(xl fensihle becnus(, of the extremely high currents that must be
s ►vitched) and given thnt step and repeat annealing; is a realistic process to consider, the
energy of n single pulse is vnriahle. The fluence, or energy per unit nren, must remain
constant, but the diameter of the electron benm can vary. The economic balance
between n smaller rnrmher of high-energ y* electron beam g.*,enentom and many smaller, but
simpler benm genersJors is being; determined hit is outside the scope of this effort.
Here, we note the technical benefits of using; smaller, lower energy ben ► ns;
•
	
	 I'he lifetime of n high-current switch increases as the energy per pulse
Increases.
•
	
	 I'hc transmission lines, or replacement components, will have it greater-
lifetime and smaller size. Volume scales roughly ns the square of the energy
ire ., gnrlse.
• The anode may riot he needed, focusing; may not be required, eontnmination
can be reduced, and the mnsk (described in Section 2.4.2) cony riot be
necessary.
The assumption of approxinrntely constant fluence is based upon fixed material
properties and a narrow range of acceptable pulse widths. Too short a pulse and the
silicon will crack dire to shock, while too long; a pulse will allow sig;nifiennt onerg,Ty to be
diffuS^d thermally into the wafer, lending; to very deep junctions and lower solar
3-1
cell performitnee. The neceptnble rltttgc for eleclrm henm pulse width is about 10 its to
200 its for anneitling ion implantation dnntnge to the silicon crystal by liquid phase
epitaxy. No successful experiments, with tiny technique, fall outsith , this rtinge, as shown
in Figure 3-1. Spire Corporation has available, from another program, an electron benm
irenerntor (the SPI-PULSE. 600) with n 40 -its pulse width. It stores 20 percent of the
energy  of the existing pulse anncaling equipment tit the saute chnrg;ing potential in 1/20
of the volume. it wits used to answer the question on the suitability of lower energy
beams for implant annenling. For comparison, eon.mereially available equipment (4)
currently used for semiconductor processing lots it pulse width 100-150 its long; and is
adjustable, but has it maximum fluence of only 0.1 j0ule/em 2
 per pulse, an order of
mngnitude loo smnll.
Approxinintely 250 pulses using implanted silicon sttmples for diiignostic
insU•uments as targets were processcxi with the SPi-PULSE: 600 facility. A typical
electron enerlry spectrum, reduced from measurements of the dicxle voltage and current,
is shown in Figure 3-2. The nvernge electroni energy and fluence tit the sample are
corn parable to results on the larger facilit y . 1'he implant anneal pattern on a wafer is
shown in i'igure 3-3.
Electrical solar cell measurements of these samples showed very low open-circuit
voltages, Icss than 400 mV. The lcxss of V
00 
is believed to be enused by point defects
below the junctim regim in the pulse annealed ion-implanted silicon. This region is
heated but not melted durint; pulsed processing, and rapid quenehing; (5) cart introduce
defects in the material. One solution to this problem is to use a more shallow deposition
profile (reducing*, (tenting below the junction) of electron hennrs with it g;rnzing; angle of
incidence. This profil^ is achieved in the larger pulse anneal facility by focusing the
heam and causing it to rotate in n rnngnetic field. On the smnller facility, focusing the
electron benm (but rnaintnining constant fluence at the sample) incrensed the
open-circuit voltage Vo, to 480 m1'. -1 suitable mm;net wits not available, hut it is
believed that the use of magnetic fields would inerense the electrical performance of it
pulse anneal to the level seen on the lnrgor facility.
Beenuse the electrical perforntnnee of imphinted silicon samples nnnenled by the
lower energy beam wns less than the perforntnnee of samples nnnenled by the standard
beam used to date, a second series of experiment~ was performed on the SPI-PUi,SE 6000
fneility, using; an aperture at the anode to reduce henm size. The experimental apparatus
was similar to that shown in Figure 2-4, except that the carbon mask wits placed next to
the anode or used in plat^ of the anode. Tlw mnsk had circular holes with various
3-2
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No. First Author Journiil baser
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6 Lysenko Sov. Phys. Semicond. 11, 1327 (1977) Ruby
7 Foti J. Appl. Phys. 49, 2569 (1978) Ruby
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12 Sean Appl. Phys. Lett. 33, 227 (1978) Nd:YAG
13 Celler Appl. Phys. Lett. 32, 464 (1978) C.O2
14 Kistemaker (Unpublished) FORS-42.593, ANIOLF-77/260 Nd:YAG
(Amsterdam) (1977)
15 Greenwald (Unpublished) Spire Corp. (1978) CO,)
y16 Gat Appl. Phys. Lett. 32, 276 (1978) AI.
17 Gat Appl. Phys. Lett. 33, 389 (1978) i:r
18 Minnucci (Unpublished) Spire Corp. (1976) Ruby
19 Minnucci (Unpublished) Spire Corp. (1976) Nd:YAci
20 Knehurul Sov. Phys. Semicond. 11, 1178 (1977) Flash lamp
21 Antonenko Sov. Phys. Semicond. 10, 81 (1976) Ruby
22 Kiichuriii Sov. Phys. Seiicond. 10, 1128 (1976) Ar
23 Greenwald (Unpublished) Spire Corp. (1978) e-beriin
24 Williams Appl. Phys. Lett. 33, 542 (1978) Ar
25 Auston Appl. Phys. Lett. 33, 539 (1978) Ar
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116URE 3-3. I N IT, AL Pt_ t.tii.l) FTEC NON iit_AM ANNI.AL
 SIGNATURE
FOR OVERLAP PULsEs 1-ott STEP AND REPEAT
OPERA'T'ION OF SPI-PULSE 600
dinineters. The important phy.iical difference in location of the nlnsk is that the
propagation of a smaller dinnleter, low-current heam from the anode to the snmple shows
less self-interaction than the larger, high-current _,cam arxi in effect resembles a small
cleetron heron generator. Experimental results showed the lack of beam self-focusing.
The electron berms flucnce was too low with the standard beans in t , -.e diode. Increasing
the charging voltage in the energy storage eapneitor increased both the currant and
avcrnge electron encr try in the nperturod heam, which did anneal the ion-implant danlrlge
but wv ith poor Cloetri.-al results, similar to those from the snlnller facility. Increasing the
current density without focusing by decreasing the eathode diameter from 7.6 to 5.0 cal
increased the diode impedance. I'he chnrging voltage was then ndjusted to innintain
approximately the same electron energy spectrum, and snniplcs were adequately
anno.11cd with the sn1.111 aperture in place. The carbon mask could not he used as" an
anode when the dinnlcter of the opening greatly exceeded the cathode-anode gap.
3-f
yAs n result of these experiments the following oonelusioms were drawn with
respect to the design of the pulse forming network (PFN):
0
	
	 With constant nuence at the silicon wafer, and with constant electron energy
spectrum, the diameter of the pulsed beam may be varied.
•	 There is no minimum henrn diameter or total energy except as implied by the
criterion of large angles of ineiJence of the clectrons tit the sample surface.
The anode is essentinl for t;ie propagation of the electron henms of interest
for annealing when the current at the nppropriate electron energry (10-12 keV)
exceeds the space charge limiting value of approximntely 5 amperes.
3.1.1 Power Su,yli^s for Pulsed Electron Rehm Processors
Power supplies for pulse processor applications must be chosen primnrily on the
hasis of the maximum voltage required to charge the energy storage capacitor, and the
maximum necessary charging current for the required repetition rate. The latter is a
function of hoth the capacitance of the store and the pulse repetition rate. For
one-of-a-kind experiments and single shot processing, Van de Granff generators, operable
up to 400 k%'de and 50 microampere., have proven useful. Repetitive processing at
intermediate rates of about 10 cm  of annealed surface per second requires a power
supply with a 1 mA current at 300-400 k1', while final processing goals of 600 cm2;see
may require supply current,, up to 100 mA. Output currents of this magnitude place
exceedingly lulrsh demands on all but the most carefully designed high-voltnge power
n +	 supplies.
Two categories of commercially available supplies will be useful for these higher
C1,11-1-011t applications. Gas-in.,,ulated, multistage Crockroft-Walton high frequency
(30 kliz) driven units can supply the 1-2 mA currents required for intermediate
processing npplientions of up to 50 cm 2 /sec. The inherent compactness of the
high-voltage multiplier section ill Crockroft-Walton supply allows it,, instnllation
directly inside the enclosure of large PFN's like the SPI-PLl1,SE 6000, which are generally
operated in a high-pressure, insulating gas environment. The need for high-voltage
supply cables and feedthrough bushings from supply to energry store is thus eliminated. In
ncktition, the ability to control the supply output voltage with a small control voltage
makes such supplies ideal for programmed repetitive chnrging cycles. 	 -1
3-,
Representative
Commercial Unit
neltaray S-400
Power Supply
Iligh Frequency
Crock roft-Wnl ton
1lultiplier
Voltage	 Annealing	 Approx.
(Current)	 Rate	 Cost
400 kV
	 10 cm 2 /see	 $lu,oll0
(1 mA)
PFN charging,4ystem for a 10 cm 2 /see pulse processor for implant annealing which
incor porates n commercially available supply is summarized in Figure 3-4.
A single multistage Crockroft-Walton power supply ennnot provide the 100-mA
charging currents necessary for the final processing goal of 600 cm 2/sec. For this more
demanding application, a 60-11z transformer-rectifier supply appears necessary. 'Phis
type of supply must generally be mounted externally and connected to the PFN with a
high-voltage cable becnuse of its Bu r ge size. There appears to be little advantage to
using gas-insulated high frequency supplies when external mounting is required. Many
traditionally designed and well tested oil-immersed power supplies are commercially
available tit costs lower than Crockroft-Walton supplies rated at the same voltage and
current. The most critical component of external power supplies is in fact the
connecting cable and feedthrough Wshing to the high-pressure capacitor. The highest
voltage levels of 400 kVdc used in pulse annealing applications appears to h, , within the
limits of state-of-lhe-art technology in this area.
The relative costs of the supplies discussed in this section are suminarizcd in
'fable 3-1.
TABLE 3-1. COh1PARA'riVE SPECIFICATIONS AND COST'S FOR POWER
SUPPLIES FOR PULSE PROCESSOR APPLICATIONS
Transformer-	 Iiippotronics 2300	 300 kV	 100 cm 2 /sec	 $9,000
Rectifier	 (10 mA)
Transformer-	 Universal	 300 kV	 600 cm 2 /sec	 $20,000
Rectifier	 Voltronics BAL-300	 (100 mA)
1'rnnsformer-
	 Universal	 450 kV	 600 cm 2 /sec
	
$50,000
Rectifier	 Voltronics	 (80 in
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3.1.2 Pulse Forming.*, Network
Experimentnl work to date at Spire has demonstrated the usefulness of existing;
coaxial-charge-store pulse forining networks (PFN's) for PEBA applications. In
particular, the incorporation of a DC charged, solid dielectric energy store into the PFN
allows control of beam energy at a level of precision not generally obtainable with
dynamically charged gas or liquid dielectric energy stores. Such precision is essential for
the reproducibility of the pulse processing of ion-implanted silicon.
The major drawback of solid dielectrics has generally been their lack of
self-reparability in the event of high-voltage breakdown of the insulator. Nevertheless,
capacitor prototypes developed at Spire using advanced manufacturing techniques and
optimized dielectric materials have not yet experienced volume puncture after more
than 10 3 shots at the designed charging voltage of 400 kV.
Operation of such energy storage capacitors at lower voltages near 100 kV will
greatly increase the projected lifetime. We estimate a minimum of 10 7 - 10 8
 shots, based
on available lifetime data from pulsed capacitor manufacturers. Experiments to date
indicate that successful anneals at these lower voltages should be possible.
Another source considered possible for use as a PFN energy store involves the use
of several commercial, low-inductance capacitors available at rated voltages up to
100 kV. The chief advantage of lower system cost is offset by the increased system
inductance, which leads to longer risetime of the electron beam pulse. Total energy
store charging voltage will generally be lower, in the 50-100 kV range, so that capacitor
lifetime can be enhanced by major voltage derating. Preliminary estimates, based on a
system using eight rectangular 100-kV, 20-nanohenry, 0.3-microfarnd capacitors, indicate
that risetimes on the order of two or three times longer than those achievable with
existing con%ial PFN's should be possible. It is not yet known whether the increased
risetimes will influence the pulse annealing; mechanism.
3.1.3 High Voltage Switching;
Large-scale pulse ruinealing processors will require reliable, long-lifetime,
high-voltage switches for activation of the electron bearn pulse. This relatively
underdeveloped area of technology will be an extremely critical one in any final
processor design for production applications.
3-9
Continuous-duty switching problems occur because electrode materials
deteriornte in time with the necessary current levels. Degrnclalion of the insulating
medium, usuall} a Ras between the switch electrodes, can also occur. Various
investigators elsewhere have identified important high-voltage pulsed switch parameters,
but design criteria have by no means been optimized.
Switch experiments pinnned on existing Spire high-repetition-rate pulser facilities
are aimed at selecting the best switch design for our specific pulseforming network and
pulse annealing applications.
3.2 SCANNING DC ELECTRON BEAM ANNEALING
As part of the determination of the manufacturing feasibility of pulse annealing,
DC, or continuous, electron beam scanning has been assessed as an alternative method of
directed annealing. Calculations were performed to evaluate the feasibility of nnnenling
large silicon sheets on a suitable platen or carrier. Input data for the calculation was as
follows:
Material:	 Polvcrvstalline sheet silicon
I'hickness:	 0.38 mm (0.015 inch)
Size:	 20 x 20 cm
Transfer rate:	 30 cm/sec
Cassette:	 Silicon enrhicle or equivnlcnt
Electron beam:	 20 cm long x 0.5 to 50 cm wide
This cnlculation assumes that the final temperature is 1412 00 (the melting point
for silicon), but none of the material is melted. It was concluded that, on the time scales
of interest, the temperature profile throughout the depth of the material is nearly
uniform and the flow of heat in the direction of motion is small. The cnlculation of heat
input (average hent capacity x total mass x temperature rise) is accurate enough for
initial design parameters. The transfer of hent by radiation to the surrounding splice or
conduction to the wafer cassette is smell but nonnegligible compared to the thermal
input.
Approximate Calculations
The average heat capacity from 298 0 K to 1685 0 K for crystalline silicon. based
upon the integration of the equation for heat capacity given by Runyan, is
0.916 joule/goc.(6)
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.t.
The sheet is 380 micrometers (0.015 inch) thick, and its mss- per unit area is
8.88 g /cm2.
the fluenee required to reach melt temperature (neglecting heat flow) is
112.8 Petri
The total beam power required at 600 cm 2/see is approximately 68 kW.
One-Dimensional Solution to [lent Flow in a 'Moving Slab
The silicon slab is very thin compared to its length or width or distance traveled in
one second. For an approximate pulse width of 15 msec (equivalent to the time that any
point on the surface is irradiated by the electron beam), the characteristic depth to
which pent is trnnsportod by thermal diffusion for a semi-infinite slnb would be:
x — (4Kt) 1J2 = (4 x 0.224 cm 2 /see x 7.015 see) 1/2 = 0.116 cm	 (1)
This is approximately three times the width of the slab, justifying the assumption of a
uniform temperature profile throughout the thickness of the slab.
'ro compute the flow of heat along; the slab, on neglecting; edge effects sinee there
is no variation in depth z or thickness y, the problem is one-dimensional in the direction
of motion of the slab, x. For a thin, infinitely long rod with a perimeter p and
cross-sectional area w — moving in the direction x at a constant velocity u, with the
point at x=0 held at a fixed temperature T 1 — the temperature profile is given by
Carlsaw and Jaeger:
(2)
K = K /PC = thermal diffusivity
K = thermal conductivity
P	 density
heat capacity
llp/PCw
p - perimeter
w = cross-sectional area
It = surface conductance
3-11
1
The rate of twat loss from the surface of the rod is nssurned to he proportional to
II ('r-To), where To is the tempernture of the surroundings and T varies with x. The units
of 11 nre in wntts/cm 2*dcg. For this problem, the rod has one dimension equal to the
thicknes of the slnh (0.015 inch) while the other dimension A- ► 0. Therefore:
w = (0.5p - d) d
p = 2(d+p)
or
V	 110 /pew = tiA/peAd = H/pCd
Typicnl values for It for nluminum-aluminum contnets in vneuum, for parts with a
fine surfnee finish but not "optically flnt", is npproxirnntely 30 IITU/hr-ft 2 -o F at 10 PSI
hreRiure between the two surfnecs. On nti-uming this behavior is similar for both
rough-cut silicon wafers and ribbon with n silicon carbide "flat" holder and nlso on
nssurning n pressure of 0.1215 PSI and ti x P 2/3 . then H ^ 9.0 x 10 -4 W/crn 2 - oC. (Note:
Data Ls tnken from the handbook of Kent Transfer.) Another approximation would
assume purely radiative heat transfer as 'r 4 with n rnaximurn value of 45.7 W/cm 2 , which,
divided by the tempernlure, gives II — 0.027 W/cm 2 - oC. 'rile radiation treatment does
not f from the linear pent lots rate with temperature used to develop Equation (2),
which u.erestimntes the cooling.
The vnlue of v can now be estimated at hetween 0.011 and 0.33 see -1 . The value
of Kv is nt most 0.074 cm 2 /sec compared to 900 cm 2 /see" for u 2 . 'rherefore, Equation
(2) enn he simplified:
u -(u2 + 4Kv 112 x	 x/u
2K (3)
T a T I exp (-vx/u)
where:
0.011 < v/u < -3.7 x 10-4
The physicnl interpretation of the results is that the distance for the temperature of the
slab to drop from its mnximum of 1685 0 K to room temperature is greater thnn 90 em.
Cooling by hent transfer nlcng the slab is very small compared to the heat loss ,'trough
the upper or lower sm-face.
3-12
J
r^a
Fast Pulse Ileating
The assumption of n 0.015-see pulse width was based on a sheet electron beam
width of 4.5 mm (30 cm/sm x 15 msee). The electron team could be focused to about
0.5 mm for a pulse width of 1.66 msec. The Effect of this shorter pulse wail be computed
a¢uming negligible heat transfer along the slab in the x direction. The problem Ls again
one-dimensional (hentinc n semi-infinite slab) in the z direction. The surface
temperature is given by W.R. Neal, Spire Corporation, in Report No. TR-78-02:
T= F x(t)/ x(t)/VT-;F
where h is the thermal conductivity and x is given by Equation (1). Here x = 0.0386 cm,
about equal to the substrate thickness, and the fluence F to reach melt is about
51 joules/cm 2 . The reduction of a factor of 2 for part (1) is due to not heating the entire
substrate uniformly throughout its thickness. Recommended beam parameter.: form this
calculation are:
Fluence:	 51 joules/cm2
Energy:	 20 keV
Length:	 20 cin
Width:	 0.5 mm
Current:	 1.5 A/em2
Some relaxation of the beam current density may be possible by expanding the width of
the line beam to 10 mm; however, 45-mm electron beam line widths would not allow
sufficient current density for the required temperature rise.
The important distinction of annealing by scanned DC electron beams es
contrasted to pulsed electron beam annealing is the physical mechanism responsible for
lattice regrowth. Scanned DC electron beam power densities are limited to temperature
increases below thr melting point because the entire silicon sheet is uniformly heated
and cannot be allowed to melt. Because there would not be a thermal gradient under
these heating conditions, any solid phase regrowth occurs extremely rapidly at
1100-1400 0C, and polycrystallite forination can be expected to occur in amorphous,
implanted layers as the transition occurs to the crystalline phase. in addition, rapid
thermal quenching of the silicon material from 1100-1400 00 to 2500 will induce
recombination centers, decrease minority-carrier lifetime, and lower the solar cell
performance.
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Econornie disadvantages of bulk wider heating are also inho-rent for DC scanned
electron beam heating. vw primary consequence of hir;h-temperature substrate heating
is the increased demands on material handling equipment. For example, silicon carbide
wafer platens would be required to prevent nonintentional doping of the silicon substrate,
and molybdenum or tantalum conveyors would be required for high temperature stability.
3.3 BELT FURNACE HARDWARE
As described in Section 2.3, an anneal test matrix was designed and carried out to
develop a more cost-effective furnace annealing cycle for solar cell manufacturing. Belt
furnaces with in-line material transport are now commonly used in the thick-film hybrid
circuit industry for sintering noble metals in hydrogen/nitrogen atmospheres.
Experiments are being conducted to determine if:
1. Solar cell performance can be maintained in a belt furnace.
The use of cracked ammonia or hydrogen atmosphere in the belt furnace can
eliminate the need for 11F etching to remove oxides normally found in
nitrogen atmosphere annealing.
Cost estimates for belt furnaces with throughputs of 50 and 125 cm 2 /see are being
prepared. The furnace for implant annealing is designed to reproduce closely the
850 0C-15 minute plus 550 0C-60 minute cycle now being used at Spire for tube furnace
annealing. An outline drawing of it 125 cm 2 /see belt furnace is shown in Figure 3-4. In
each furnace, 4.3m is allowed for entrance and exit material-handling to eliminate
oxygen and water vapor from the hot zone and to allow stacking of the silicon carbide,
duramic, or other high-tc mperature carrier platens. As shown in Figure 3-4, two
transport speeds are required. One transport system operates at 12 cm/see for the initial
transfer of the wafer carriers and for stacking the carriers into modules before entrance
into the furnace hot zone. The modules, with dimensions of 20 x 20 x 20 crn, will contain
64 carriers each with a capacity of 400 crn 2 of silicon. Stacking the carriers into such
modules is required to minimize the overall length of the belt furnace. The second
transport system within the hot zone of the furnace operates at 0.2 cm/sec for a tot+<<
time of 75 minutes. The heat load on the furnace elements will be 48 lb/ft, typical of
exiting furnace conveyors. Major system parameters for a 125 ern 2 /See belt furnace are
ou t lined in Table 3-2.
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FIGURE, 3-4. SCHEMATIC FOR 125 cm 2 /sec 13ELT FURNACE FOR IMPLANT
ANNEALING
TABLE 3-2. FUNS" 110NAL REQUIREMENTS FOR 125 cm2/sec
REL'T FURNACE FOR IMPLANT ANNEALING
Item Specification
Belt width: 63 cm
Belt speed-, 0.2 cm/sec (loading)
Silicon carrier size: 20 x 20 x 0.3 cm thick
Module size: 20 x 20 x 20 ern
(64 carriers/module)
Carrier material: Silicon carbide, durarnic, or
eqL: ive lent
Throughput: 125 cm2/sec
Heat loading: 24 kg/linear meter
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SECTION 4
SUMMARY
fhis r!port has described the fifth o ,
 ..:r results of n progrnm whose purpose is
to develop ion implantation and associated pure processing for long-range nutomated
production of solar cells. Significant nccomplishments during this reporting period
include:
1. Selection of a manufacturing process sequence which utilizes ion
implantation for both junction and back surface field (138F) layers in
10-ohm-cm Czochralski silicon material. The process sequence also
incorporates pulse processors for annealing of the ion implantation damage
and sini. . ring of contact materials.
2. Identification of a more cost-effective furnace annealing cycle for
simultaneous phosphorus and borai impinntss for junction and BSF
introduction. This cycle requires only 75 minutes compared to 265 minutes
for the earlier, performance-optimized anneal cycle.
3. Demonstration of a step and repeat operational mode for the pulsed electron
beam annealing of areas up to 20 x 20 em on sheet silicon materials.
4. Development of the required beam parameters for the generation of
reproducible and uniform 7.6-cm diameter pulsed electron beams. These
beam parameters have been used to anneal successfully both boron and
phosphorus implants in 7.6-cm wafers with a single pulse.
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SECTION 5
RECOMMENmvrIONS
Satisfactory pulse processors for annealing ion implantntion damage in silicon
slx)uld be identified with throughput rntes between 50 and 500 em 2 /sec. As n part or this
development, requirements should be identified for long-term, high repetition rate
(-^)ern t ion.
Further mnchine and process-sequene v development should now he directed
toward the doping methM for p+ layers. This development should include SAMICS
analysis of non-mass-analyr.ed nluminum ion sources and charged particle deposition.
Selection of hardware should he made so that the hardware can he integrated in n pul`-•
processor. The proposed process sequence would include:
1. p+ introduction
2. pulse anneal
3. ion implantation for junction
4. pulse anneal
A junction processor for such a sequence sho:.Od then he designed to achieve economy of
I
scale for throughputs between 50 and 500 cin /sec.
I
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SECTION 6
NEW rEcIINOI,OGY
No new technology tins been developed to completion during this qunrter.
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SEc" nON 7
1 1 110(,RA111 w'IIh:DU1.E
Che program sehedult , vv, given in Filnire 7-I. Progress remnhvs on schedult , with
most of the tnsks completed by tlx, original milestones. No serious problems hnve been
encountered during thLn reporting period. Efforts hnve been redirected by JPL to
emphnsize cost-cffeetive fornnee anneal optimizntioon nrn1 to postpone doterminntion of
the optimized throughput for integrated ion impinnter'pulse processor hardware.
Contrnet efforts are now concentratM on processing; and delivery of (500) pulse rnnnenled
solar ee Ils.
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